• Competitor rules

    Please remember that any mention of competitors, hinting at competitors or offering to provide details of competitors will result in an account suspension. The full rules can be found under the 'Terms and Rules' link in the bottom right corner of your screen. Just don't mention competitors in any way, shape or form and you'll be OK.

Am i coldbuggered

Permabanned
Joined
14 Jul 2005
Posts
2,051
Location
Portishead, Bristol
AMD Opteron 144
CAB2E 0540FPMW
Has been windows stable at 3.0Ghz with 1.6v underwater

Just got my mits on a Vapo which is being modded and will drop to -41c under a 150w heatload 24/7

is the steeping on my opty mean it's be cold bugged?
 
Wana bet!!! It's taken directly from the head with a meater

9ee4ba1a72.jpg


And that's as warm as she got. Just used the 150w tester for reference. For the first 15mins it was around -44 to -45, and then slowly came down to about the -41 mark after a couple hours
 
That unit in the pic under a 150w load and they are the temps one being the real and true temp off the fluke other vapo head
 
Sorry Tom only seen ya post on my wanted topic

How the XS boys sloved it then? is it the same issues as when they found withthe resitosrs and removing the IHS? They had to cover the resitor with armore tape or paint or seal string?
 
Oh right...umm

Back to Intel then. Got the AMD stuff but not tated it working...umm i might of gotten lucky not the be scard then ahhaahah
 
Intel LGA 775 i think, get a 630J, 390 easy and a decent mobo and DDR ram...umm effort of it all
 
Nicked this off XS whoo

1st letter: "production/release code"
Pre-production or early samples have an "A" here where final production batches will be a "C" (for current chips). Some may recall that Venice samples where seen in the wild as "ABBLE" and current production runs are "LBBLE". While complete understanding of this is unknown at this time, it is clear that this has something to do with early samples.

2nd letter: "core cache code"
A = single core, 1MB
B = single core, 512KB
C = dual core, 1MB (each)
D = dual core, 512MB (each)

Note: 'Toledo' cores (1MB) with half the cache disabled will still be coded as "C". Therefore, you can see earlie 4600+ samples as ACXXX with only 512KB per core enabled.

3rd and 4th letters/numbers: "memory controller revision"
Works like a counter using all letter of the alphabet and digits 1-9. 3rd letter increments when running though all available 'steppings' as noted by the 4th letter.

FX-55: XXA2X
FX-57: XXBNX
FX-57 (new stepping)/FX-60: XXB2X
3700+ (new stepping): XXB3X
...
and so on...

5th letter: "revision code"
C = rev C (as in CG Clawhammers)
D = rev D (as in D0 for CBBID chips....)
E = rev E (as in the rev E 'San Diego' core)

So my opty is thus

C - current chip
A - single core 1MB catch
B2 - FX-57 (new stepping)/FX-60: XXB2X
E - REV E (as in the rev E 'San Diego' core)

Umm if my mem contoler is a FX60/57 and fatty has his under cascde -101 oddc then why will i be cold bugged?
 
The N00B with the CABYE stepping Opty is want my arm and 3 legs as well as *ahem* for it which is so totaly overrated. Have tested his knowleg about phase and i'd say he aint bumpet the price due to that.
 
Nope, the dude a totaly N00B on the pc front and trading side

He's asking way to much for a 144

He only ran it at stock

He don't overclock

He has no idea on phase let alone water

I think that clarifies it all.

I was wrong to even concider letalone get the bits to go amd. totaly waste of funds but meh what i've always preached has now been confered and i havent even ran the rig. I'm back to Intel through and through
 
Back
Top Bottom