• Competitor rules

    Please remember that any mention of competitors, hinting at competitors or offering to provide details of competitors will result in an account suspension. The full rules can be found under the 'Terms and Rules' link in the bottom right corner of your screen. Just don't mention competitors in any way, shape or form and you'll be OK.

AMD demonstrates Ryzen 9 5900X prototype with 3D V-Cache stack chiplet design

Soldato
Joined
26 Sep 2010
Posts
6,755
Location
Stoke-on-Trent
Have AMD talked about chipset compatibility for these new Ryzen versions?
They're not even a thing yet so it's a bit premature. I would very much doubt any changes are required, it's still Vermeer at the end of the day. Might need a BIOS or microcode update to get the extra cache addressable.
 
Soldato
Joined
26 Sep 2010
Posts
6,755
Location
Stoke-on-Trent
Ohh wonder if the next gen thread ripper parts will get this (seeing as we have missed a generation)
We've not missed a generation, Threadripper isn't usually out until 6 months after desktop Ryzen. it's just a little late this time, and there's a boat load of EPYC orders to fill before Threadripper starts eating up multiple chiplets.
 
Soldato
Joined
22 Oct 2008
Posts
10,773
Location
Belfast
Timings on DDR5 are horrendous.

I was going to get a 5800x to upgrade my 3600, think I'll wait and grab the 5900x(t) or whatever they are going to call it, instead. That'll do me for a few years.
 
Soldato
Joined
15 Oct 2019
Posts
8,368
Location
Uk
Timings on DDR5 are horrendous.

I was going to get a 5800x to upgrade my 3600, think I'll wait and grab the 5900x(t) or whatever they are going to call it, instead. That'll do me for a few years.
Don't forget these timing are the standard JEDEC timings, XMP 3.0 hasn't arrived yet.
 
Don
Joined
19 May 2012
Posts
13,946
Location
Spalding, Lincolnshire
Caporegime
Joined
17 Mar 2012
Posts
40,392
Location
ARC-L1, Stanton System
With timings like that i can't see DDR5 being any better than DDR4, the timings are just as important, for ANY CPU. It might be better for iGPU's with a higher bandwidth but that's really it.
 
Soldato
Joined
5 Nov 2010
Posts
22,384
Bearing in mind these are just JEDEC, which means almost nothing to us enthusiasts who will go for tuned. We also don't know how well the IMC will cope with it yet.

dTiGSk2.png


mTJOutk.png


What's also interesting is two channels per DIMM, lower voltage, voltage/power reg on the RAM itself and a massive leap in density.
 
Last edited:
Soldato
Joined
15 Oct 2019
Posts
8,368
Location
Uk
How much will the ram tighten up once you put 1.5V through the it? I'd imagine quite a bit.
 
Soldato
Joined
6 Feb 2019
Posts
10,248
To be fair XMP 3.0 has not yet been released and won't be for several months, we know absolutely nothing about how DDR5 ram overclocks or how tight timings can get

the only thing we know is that the Jedec stock specifications are ****
 
Soldato
Joined
15 Oct 2019
Posts
8,368
Location
Uk
To be fair XMP 3.0 has not yet been released and won't be for several months, we know absolutely nothing about how DDR5 ram overclocks or how tight timings can get

the only thing we know is that the Jedec stock specifications are ****
Yeah I think people are jumping the gun on DDR5 and we'll likely see a change in perception once the enthusiast kits arrive.
 
Top