Yet another 3570k question...

Tazzfalcon

Tazzfalcon

Tazzfalcon

Associate
Joined
8 Mar 2011
Posts
812
Location
London
Hi all,

I'm currently at 4.2Ghz using Turbo multipliers & PLL at 1.65v - auto on everything else (see sig. for mobo etc)

Temps are good. Max 72c on Prime 95 and much less in gaming scenarios I've experienced so far.

But... I know I could get this down quite a lot (temps) and have more headroom if I took Vcore off auto.

Anyone have any no-brainer voltage and other settings suggestions? I'm very happy with 4.2GHz right now so not pushing for higher clocks at this time :)

Cheers!

One other small point - my RAM:FSB ratio is currently 1:6 - is that OK?
 
1.20V should do upto 4.3. Obviously it varies with every chip but you just have to adjust accordingly. Only raise it about 0.01V at a time though.

1.3V should do 4.5.. Just make sure you set your LLC on high to combat Vdroop. :)
 
Every chips different m8, ya just gotta start turning up the clocks and find out, mine does 4.3 on stock volts, but for 4.5 i need 1.35 fixed voltage or 1.38 using turbo and offset.
 
PLL:


How voltage changes the operation of the PLL loop can only be explained fully by the Intel engineers that designed it. It's essentially a feedback mechanism (frequency synth VCO etc) that keeps the output clock frequency time aligned (in phase) with the reference clock. As the output clock frequency is increased, downstream sampling margins are reduced if there is any phase variance between the CPU clock and any related sub-domain that obtains its reference clock (PCIe, DMI etc) from another source or another output node of the master clock generator (transmission line variance and other factors).There is also the chance that the level of voltage applied has an impact in the output clock jitter (higher levels of jitter will reduce sampling windows).


By changing the PLL voltage at the CPU side, you are either making a very subtle change to the oscillating frequency of the VCO (it is a voltage controlled oscillator after all), or you are affecting the feedback loop of the PLL (bandwidth and gain). This can alter the output frequency such that you either make the downstream sampling margin better or worse. The effects of PLL voltage manipulation will vary from platform to platform depending upon the implementation and perhaps even temperature drift of the oscillator (insight to why things change when you go cold).


This stuff is just the tip of the iceberg, anything deeper and one really needs to be an EE to really get a grasp.
Click to expand...

Source:

benchtec.co.uk

This domain may be for sale!
www.benchtec.co.uk
 
You must log in or register to reply here.
Back
Top Bottom