• Competitor rules

    Please remember that any mention of competitors, hinting at competitors or offering to provide details of competitors will result in an account suspension. The full rules can be found under the 'Terms and Rules' link in the bottom right corner of your screen. Just don't mention competitors in any way, shape or form and you'll be OK.

ARM-based computing

Huawei is soon going to launch the laptops running on its Kirin 990 SoC. A leaked retail box of the upcoming Huawei Qingyun L410 laptop shows it is powered by Kirin 990, 8GB RAM, 512GB SSD, 14-inch 1080p display with Linux-based Deepin OS 20. : Huawei (reddit.com)

"Huawei is soon going to launch the laptops running on its Kirin 990 SoC. A leaked retail box of the upcoming Huawei Qingyun L410 laptop shows it is powered by Kirin 990, 8GB RAM, 512GB SSD, 14-inch 1080p display with Linux-based Deepin OS 20."

Will this work with Windows? Probably yes, I see no problems to install Windows on it.

Let's see if Microsoft allows that.
 
"SiPearl has this week announced their collaboration with Open-Silicon Research, the India-based entity of OpenFive, to produce the next-generation SoC designed for HPC purposes. SiPearl is a part of the European Processor Initiative (EPI) team and is responsible for designing the SoC itself that is supposed to be a base for the European exascale supercomputer. In the partnership with Open-Silicon Research, SiPearl expects to get a service that will integrate all the IP blocks and help with the tape out of the chip once it is done. There is a deadline set for the year 2023, however, both companies expect the chip to get shipped by Q4 of 2022.

When it comes to details of the SoC, it is called Rhea and it will be a 72-core Arm ISA based processor with Neoverse Zeus cores interconnected by a mesh. There are going to be 68 mesh network L3 cache slices in between all of the cores. All of that will be manufactured using TSMC's 6 nm extreme ultraviolet lithography (EUV) technology for silicon manufacturing. The Rhea SoC design will utilize 2.5D packaging with many IP blocks stitched together and HBM2E memory present on the die. It is unknown exactly what configuration of HBM2E is going to be present. The system will also see support for DDR5 memory and thus enable two-level system memory by combining HBM and DDR. We are excited to see how the final product looks like and now we wait for more updates on the project."
https://www.techpowerup.com/279018/...e-its-72-core-rhea-hpc-soc-at-tsmc-facilities
 
Back
Top Bottom